

PRELIMINARY DATA SHEET

gm2110 / gm2120

XGA/SXGA LCD Monitor Controller with Integrated Analog Interface

*** Genesis Microchip Confidential ***

Publication number: C2120-DAT-01C

Publication date: June 2002

Genesis Microchip Inc.

Revision History

| Document | Description | Date |
|---------------|--|------------|
| C2120-DAT-01A | Initial release | Nov 2001 |
| C2120-DAT-01B | Changed title from gm2120 to gm2110/20 Data Sheet | April 2002 |
| | In Figure 10, the recommended ADC input termination resistance changed from 100 ohms to 20 ohms and 57.6 ohms for the RED+ and RED- signals respectively, as these values yield better performance | |
| | Clarified that input formats with resolutions higher than that supported by the LCD panel are supported as recovery modes only in section 4.3.2 | |
| | Corrected the shrink description in section 4.7.2 Added section 4.13.3 – ISP of FLASH ROM Devices Added section 4.13.4 – UART Interface. Added section 4.13.5 – DDC2Bi Interface Added gm2110 DC Characteristics to Table 18 & Table 19 in section 5.1 | |
| | Added gm2110 ordering information in section 6 | |
| D2120-DAT-01C | Pins 143 ~ 146: changed xxx_SDDS or xxxx_SDDS to xxx_DDDS or xxxx_DDDS respectively Pins 138 ~ 141: changed xxx_DDDS or xxxx_DDDS to xxx_SDDS or xxxx_SDDS respectively Pins 147 ~ 148: changed xxx_DPLL to xxx_RPLL | June 2002 |

Related documents

| Chip documents | | | | | | |
|---------------------|--|--|--|--|--|--|
| C5110-PBR-01 | Preliminary Product Brief gm5110 | | | | | |
| C5120-PBR-01 | Preliminary Product Brief gm5120 | | | | | |
| C5115-APB-01 | gm5115 Product Family On-chip Microcontroller (OCM) Firmware Configurations | | | | | |
| C5115-APB-02 | gm5115 Product Family Support for Standard RGB (sRGB) | | | | | |
| C5115-TOP-01 | gm5115 Theory of Operation | | | | | |
| C5115-DSL-01 | gm5115 Register Listing | | | | | |
| C5115-DSR-02 | gm5115 Input Processing Programming Guide | | | | | |
| Reference design d | locuments | | | | | |
| B0108-GUD-01 | 5110RD1 Reference Design Users Guide | | | | | |
| B0108-SCH-01 | 5110RD1 Reference Design Schematics | | | | | |
| B0108-BOM-01 | 5110RD1 Reference Design Bill of Materials | | | | | |
| B0112-SCH-01 | 2120RD2 SXGA Reference Design Schematics | | | | | |
| B0112-GUD-01 | 2120RD2 SXGA Reference Design User Guide | | | | | |
| B0112-DNF-01 | 2120RD2 SXGA Reference Design Layout | | | | | |
| Firmware / tools do | cuments | | | | | |
| B0092-SWT-01 | gm5115 Product Family Firmware Theory of Operation for Full Custom Configuration | | | | | |
| B0092-SUG-01 | gm5115 Product Family Firmware User Guide for Full-Custom | | | | | |
| B0092-PRN-01 | gm5115 Product Family Firmware Release Notes for Full-Custom | | | | | |
| B0092-FSA-02 | gm5115 Product Family Firmware Source Code for Full Custom Configuration | | | | | |
| B0108-FXA-01 | gm5115 Product Family Firmware ROM Code for Standalone Configuration | | | | | |
| B0108-SUG-01 | gm5115 Product Family Firmware User Guide for Standalone | | | | | |
| B0108-PRN-01 | gm5115 Product Family Firmware Release Notes for Standalone | | | | | |
| S0006-GUD-01 | G-Probe Debug Software User Guide | | | | | |
| S0014-GUD-01 | G-Wizard Software User Guide | | | | | |

Trademarks: RealColor and Real Recovery are trademarks of Genesis Microchip Inc.

© Copyright 2002, Genesis Microchip Inc. All Rights Reserved.

Genesis Microchip Inc. reserves the right to change or modify the information contained herein without notice. Please obtain the most recent revision of this document. Genesis Microchip Inc. makes no warranty for the use of its products and bears no responsibility for any errors or omissions that may appear in this document.

Table Of Contents

| 1. Overview | 1 |
|---|----|
| 1.1 gm2110/20 System Design Example | 1 |
| 1.2 gm2110/20 Features | 2 |
| 2. gm2110/20 Pinout | 3 |
| 3. gm2110/20 Pin List | 4 |
| 4. Functional Description | 10 |
| 4.1 Clock Generation | 10 |
| 4.1.1 Using the Internal Oscillator with External Crystal | 11 |
| 4.1.2 Using an External Clock Oscillator | |
| 4.1.3 Clock Synthesis | 14 |
| 4.2 Hardware Reset | 15 |
| 4.3 Analog to Digital Converter | 16 |
| 4.3.1 ADC Pin Connection | |
| 4.3.2 ADC Characteristics | |
| 4.3.3 Clock Recovery Circuit | 17 |
| 4.3.4 Sampling Phase Adjustment | 18 |
| 4.3.5 ADC Capture Window | 18 |
| 4.4 Test Pattern Generator (TPG) | 19 |
| 4.5 Input Format Measurement | 20 |
| 4.5.1 HSYNC / VSYNC Delay | 20 |
| 4.5.2 Horizontal and Vertical Measurement. | 21 |
| 4.5.3 Format Change Detection | 21 |
| 4.5.4 Watchdog | |
| 4.5.5 Internal Odd/Even Field Detection (For Interlaced Inputs to ADC Only) | |
| 4.5.6 Input Pixel Measurement | |
| 4.5.7 Image Phase Measurement | |
| 4.5.8 Image Boundary Detection | |
| 4.5.9 Image Auto Balance | |
| 4.6 RealColor TM Digital Color Controls | |
| 4.6.1 RealColor TM Flesh tone Adjustment. | |
| 4.6.2 Color Standardization and sRGB Support | |
| 4.7 High-Quality Scaling | |
| 4.7.1 Variable Zoom Scaling | |
| 4.7.2 Horizontal and Vertical Shrink | |
| 4.7.3 Moiré Cancellation | |
| 4 8 Bypass Ontions | 24 |

www.DataSheet4U.com *** Genesis Microchip Confidential ***

| 4.9 Gamma LUT | 25 |
|---|----|
| 4.10 Display Output Interface | 25 |
| 4.10.1 Display Synchronization | 25 |
| 4.10.2 Programming the Display Timing | 25 |
| 4.10.3 Panel Power Sequencing (PPWR, PBIAS) | 27 |
| 4.10.4 Output Dithering | 27 |
| 4.11 Energy Spectrum Management (ESM) | 28 |
| 4.12 OSD | 28 |
| 4.12.1 On-Chip OSD SRAM | 28 |
| 4.12.2 Color Look-up Table (LUT) | 29 |
| 4.13 On-Chip Microcontroller (OCM) | 30 |
| 4.13.1 Standalone Configuration | 30 |
| 4.13.2 Full-Custom Configuration | 31 |
| 4.13.3 In-System-Programming (ISP) of FLASH ROM Devices | |
| 4.13.4 UART Interface | |
| 4.13.5 DDC2Bi Interface | |
| 4.13.6 General Purpose Inputs and Outputs (GPIO's) | |
| 4.14 Bootstrap Configuration Pins | 34 |
| 4.15 Host Interface | |
| 4.15.1 Host Interface Command Format | |
| 4.15.2 2-wire Serial Protocol | 36 |
| 4.16 Miscellaneous Functions | 37 |
| 4.16.1 Low Power State | |
| 4.16.2 Pulse Width Modulation (PWM) Back Light Control | 37 |
| 5. Electrical Specifications | 38 |
| 5.1 Preliminary DC Characteristics | 38 |
| 5.2 Preliminary AC Characteristics | 40 |
| 6. Ordering Information | 41 |
| 7. Mechanical Specifications | 42 |
| | |

List Of Tables

| Table 1. | Analog Input Port | ∠ |
|-----------|---|----------|
| Table 2. | RCLK PLL Pins | ∠ |
| Table 3. | System Interface and GPIO Signals | 5 |
| Table 4. | Display Output Port | <i>6</i> |
| Table 5. | Parallel ROM Interface Port | |
| Table 6. | Output Port | 7 |
| Table 7. | Reserved Pins | |
| Table 8. | Power Pins for ADC Sampling Clock DDS | 8 |
| Table 9. | Power Pins for Display Clock DDS | 8 |
| Table 10. | I/O Power and Ground Pins | 9 |
| Table 11. | Core Power and Ground Pins | 9 |
| Table 12. | TCLK Specification | 13 |
| Table 13. | Pin Connection for RGB Input with HSYNC/VSYNC | 16 |
| Table 14. | ADC Characteristics | 17 |
| Table 15. | gm2110/20 GPIOs and Alternate Functions | 32 |
| Table 16. | Bootstrap Signals | 32 |
| Table 17. | Instruction Byte Map | 35 |
| Table 18. | Absolute Maximum Ratings | 38 |
| Table 19. | DC Characteristics | 39 |
| Table 20. | Maximum Speed of Operation | 40 |
| Table 21. | Display Timing and DCLK Adjustments | 40 |
| Table 22. | 2-Wire Host Interface Port Timing | 40 |

List Of Figures

| Figure 1. | gm2110/20 System Design Example | l |
|------------|---|----|
| Figure 2. | gm2110/20 Pin Out Diagram | 3 |
| Figure 3. | gm2110/20 Functional Block Diagram | 10 |
| Figure 4. | Using the Internal Oscillator with External Crystal | 11 |
| Figure 5. | Internal Oscillator Output | |
| Figure 6. | Sources of Parasitic Capacitance | 12 |
| Figure 7. | Using an External Single-ended Clock Oscillator | 13 |
| Figure 8. | Internally Synthesized Clocks | |
| Figure 9. | On-chip Clock Domains | 15 |
| Figure 10. | Example ADC Signal Terminations | 16 |
| Figure 11. | gm2110/20 Clock Recovery | 18 |
| Figure 12. | ADC Capture Window | 19 |
| Figure 13. | Some of gm2110/20 built-in test patterns | 20 |
| Figure 14. | Factory Calibration and Test Environment | 20 |
| Figure 15. | HSYNC Delay | 21 |
| Figure 16. | Active Data Crosses HSYNC Boundary | 21 |
| Figure 17. | ODD/EVEN Field Detection | 22 |
| Figure 18. | RealColor TM Digital Color Controls | 23 |
| Figure 19. | Display Windows and Timing | 26 |
| Figure 20. | Single Pixel Width Display Data | 26 |
| Figure 21. | Double Pixel Wide Display Data | 27 |
| Figure 22. | Panel Power Sequencing | 27 |
| Figure 23. | OSD Cell Map | 29 |
| Figure 24. | OCM Full-Custom and Standalone Configurations | 30 |
| Figure 25. | Programming OCM in Standalone Configuration | 31 |
| Figure 26. | Programming the OCM in Full-Custom Configuration | 32 |
| Figure 27. | 2-Wire Protocol Data Transfer. | 36 |
| Figure 28. | 2-Wire Write Operations (0x1x and 0x2x) | 37 |
| Figure 29. | 2-Wire Read Operation (0x9x and 0xAx) | 37 |
| Figure 30. | gm2110/20 208-pin POFP Mechanical Drawing | 42 |

1. OVERVIEW

The gm2110/20 is a graphics processing IC for Liquid Crystal Display (LCD) monitors at XGA/SXGA resolution. It provides all key IC functions required for the highest quality LCD monitors. On-chip functions include a high-speed triple-ADC and PLL, a high quality zoom and shrink scaling engine, an on-screen display (OSD) controller, digital color controls and an onchip microcontroller (OCM). With this level of integration, the gm2110/20 devices simplify and reduce the cost of LCD monitors while maintaining a high-degree of flexibility and quality.

1.1 gm2110/20 System Design Example

Figure 1 below shows a typical dual interface LCD monitor system based on the gm2110/20. Designs based on the gm2110/20 have reduced system cost, simplified hardware and firmware design and increased reliability because only a minimal number of components are required in the system.




Figure 1. gm2110/20 System Design Example

1.2 gm2110/20 Features

FEATURES

- Zoom (from VGA) and shrink (from UXGA) scaling
- Integrated 8-bit triple-channel ADC / PLL
- Embedded microcontroller with parallel ROM interface
- On-chip versatile OSD engine
- All system clocks synthesized from a single external crystal
- Programmable gamma correction (CLUT)
- RealColor controls provide sRGB compliance
- PWM back light intensity control
- 5-Volt tolerant inputs
- Low EMI and power saving features

High-Quality Advanced Scaling

- Fully programmable zoom ratios
- High-quality shrink capability from UXGA resolution
- Real Recovery[™] function provides full color recovery image for refresh rates higher than those supported by the LCD panel
- Moire cancellation

Analog RGB Input Port

- Supports up to 162MHz (SXGA 75Hz / UXGA 60Hz)
- On-chip high-performance PLLs (only a single reference crystal required)

Auto-Configuration / Auto-Detection

- Input format detection
- Phase and image positioning

RealColor™ Technology

- Digital brightness and contrast controls
- TV color controls including hue and saturation controls
- Flesh-tone adjustment
- Full color matrix allows end-users to experience the same colors as viewed on CRTs and other displays (e.g. sRGB compliance)

On-chip OSD Controller

- On-chip RAM for downloadable menus
- 1, 2 and 4-bit per pixel character cells
- · Horizontal and vertical stretch of OSD menus
- Blinking, transparency and blending

On-chip Microcontroller

- Requires no external micro-controller
- External parallel ROM interface allows firmware customization with little additional cost
- 21 general-purpose inputs/outputs (GPIO's) available for managing system devices (keypad, back-light, NVRAM, etc)
- Industry-standard firmware embedded on-chip, requires no external ROM (configuration settings stored in NVRAM)

Programmable Output Format

- Single / double wide up to SXGA 75Hz output
- Support for 8 or 6-bit panels (with high-quality dithering)
- Highly Integrated System-on-a-Chip Reduces Component Count for Highly Cost Effective Solution
- Stand-alone operation requires no external ROM and no firmware development for Fast Time to Market
- Pin and register compatible Family of Products:
 - qm2110/20 Dual-Interface SXGA
 - gm3110/gm3120 Digital-Interface XGA/SXGA
 - gm5110/gm5120 Analog-Interface XGA/SXGA

2. GM2110/20 PINOUT

The gm2110/20 is available in a 208-pin Plastic Quad Flat Pack (PQFP) package. Figure 2 provides the pin locations for all signals.




Figure 2. gm2110/20 Pin Out Diagram

3. GM2110/20 PIN LIST

I/O Legend: A = Analog, I = Input, O = Output, P = Power, G= Ground

Table 1. Analog Input Port

| Pin Name | No. | I/O | Description |
|--------------|-----|-----|--|
| AVDD_RED | 172 | AP | Analog power (3.3V) for the red channel. Must be bypassed with decoupling capacitor to AGND_RED pin on system board (as close as possible to the pin). |
| RED+ | 171 | Al | Positive analog input for Red channel. |
| RED- | 170 | Al | Negative analog input for Red channel. |
| AGND_RED | 169 | AG | Analog ground for the red channel. Must be directly connected to the analog system ground plane. |
| AVDD_GREEN | 168 | AP | Analog power (3.3V) for the green channel. Must be bypassed with decoupling capacitor to AGND_GREEN pin on system board (as close as possible to the pin). |
| GREEN+ | 167 | Al | Positive analog input for Green channel. |
| GREEN- | 166 | Al | Negative analog input for Green channel. |
| AGND_GREEN | 165 | AG | Analog ground for the green channel. Must be directly connected to the analog system ground plane. |
| AVDD_BLUE | 164 | AP | Analog power (3.3V) for the blue channel. Must be bypassed with decoupling capacitor to AGND_BLUE pin on system board (as close as possible to the pin). |
| BLUE+ | 163 | Al | Positive analog input for Blue channel. |
| BLUE- | 162 | Al | Negative analog input for Blue channel. |
| AGND_BLUE | 161 | AG | Analog ground for the blue channel. |
| AVDD_ADC | 160 | AP | Must be directly connected to the analog system ground plane. Analog power (3.3V) for ADC analog blocks that are shared by all three channels. Includes band gap reference, master biasing and full-scale adjust. Must be bypassed with decoupling capacitor to AGND ADC pin on system board (as close as possible to the pin). |
| ADC TEST | 159 | AO | Analog test output for ADC Do not connect. |
| AGND_ADC | 158 | AG | Analog ground for ADC analog blocks that are shared by all three channels. Includes band gap reference, master biasing and full-scale adjust. Must be directly connected to analog system ground plane. |
| SGND_ADC | 157 | AG | Dedicated pad for substrate guard ring that protects the ADC reference system. Must be directly connected to the analog system ground plane. |
| GND1_ADC | 156 | G | Digital GND for ADC clocking circuit. Must be directly connected to the digital system ground plane |
| VDD1_ADC_2.5 | 155 | Р | Digital power (2.5V) for ADC encoding logic. Must be bypassed with decoupling capacitor to GND1_ADC pin on system board (as close as possible to the pin). |
| GND2_ADC | 154 | G | Digital GND for ADC clocking circuit. Must be directly connected to the digital system ground plane. |
| VDD2_ADC_2.5 | 153 | Р | Digital power (2.5V) for ADC encoding logic. Must be bypassed with decoupling capacitor to GND2_ADC pin on system board (as close as possible to the pin). |
| HSYNC | 137 | I | ADC input horizontal sync input. [Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| VSYNC | 136 | I | ADC input vertical sync input. [Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |

Table 2. RCLK PLL Pins

| Pin Name | No | I/O | Description |
|-----------|-----|-----|--|
| AVDD_RPLL | 150 | AP | Analog power for the Reference DDS PLL. Connect to 3.3V supply. Must be bypassed with a 0.1uF capacitor to pin AVSS_RPLL (as close to the pin as possible). |
| AVSS_RPLL | 149 | AG | Analog ground for the Reference DDS PLL. Must be directly connected to the analog system ground plane. |
| TCLK | 152 | Al | Reference clock (TCLK) from the 14.3MHz crystal oscillator (see Figure 4), or from single- ended CMOS/TTL clock oscillator (see Figure 7). This is a 5V-tolerant input. See Table 13. |
| XTAL | 151 | AO | Crystal oscillator output. |
| VDD_RPLL | 148 | Р | Digital power for RCLK PLL. Connect to 3.3V supply. |
| VSS_RPLL | 147 | G | Digital ground for RCLK PLL. |

Table 3. System Interface and GPIO Signals

| Pin Name | No | I/O | Description |
|--------------------------------------|----------|----------|---|
| RESETn | 5 | I | Active-low hardware reset signal. The reset signal must be held low for at least 1µS. [Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO0/PWM0 | 40 | Ю | General-purpose input/output signal or PWM0. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO1/PWM1 | 41 | Ю | General-purpose input/output signal or PWM1. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO2/PWM2 | 42 | Ю | General-purpose input/output signal or PWM2. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO3/TIMER1 | 43 | Ю | General-purpose input/output signal. Open drain option via register setting. This pin is also connected to Timer 1 clock input of the OCM. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO4/UART_DI | 44 | Ю | General-purpose input/output signal. Open drain option via register setting. This pin is also connected to the OCM UART data input signal by programming an OCM register. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO5/UART_DO | 45 | Ю | General-purpose input/output signal. Open drain option via register setting. This pin is also connected to the OCM UART data output signal by programming an OCM register. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO6 | 46 | Ю | General-purpose input/output signal. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO7 | 47 | Ю | General-purpose input/output signal. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO8/IRQINn | 39 | Ю | General-purpose input/output signal. This is also active-low interrupt input to OCM and is directly wired to OCM int_0n. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO9 | 48 | Ю | General-purpose input/output signal. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO10 | 49 | Ю | General-purpose input/output signal. Open drain option via register setting. [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO11/ROM_WEn | 50 | Ю | General-purpose input/output signal, or ROM write enable if a programmable FLASH device is used. Open drain option via register setting. [Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO12/NVRAM_SDA GPIO13/NVRAM_SCL | 51 52 | 10 10 | General-purpose input/output signals, or 2-wire master serial interface to NVRAM in standalone mode. Open drain option via register setting. [Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO14/DDC_SCL GPIO15/DDC_SDA | 6 7 | Ю | General-purpose input/output signals, or 2-wire master serial interface to NVRAM in standalone mode. Open drain option via register setting. [Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO16/HFSn | 205 | Ю | General-purpose input/output signal when host port is disabled, or data signal for 2-wire serial host interface. [Bi-directional, Schmitt trigger (400mV typical hysteresis), slew rate limited, 5V tolerant] |
| GPIO17 | 1 | Ю | General-purpose input/output signals. |
| GPIO18 | 208 | Ю | [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO19 | 207 | Ю | |
| GPIO20 | 206 | 10 | |
| GPIO21/IRQn | 4 | Ю | General-purpose input/output signal when host port is disabled, or active-low and open- drain interrupt output pin. [Bi-directional, 5V-tolerant] |
| GPIO22/HCLK | 204 | Ю | General-purpose input/output signal when host port is disabled, or clock for 2-wire serial host interface. |
| | | | [Bi-directional, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |

 Table 4.
 Display Output Port

| Pin Name | No | I/O | Description |
|----------|------|----------|---|
| DCLK | 118 | 0 | Panel output clock. [Tri-state output, Programmable Drive] |
| DVS | 117 | 0 | Panel Vertical Sync. |
| BUIG | 110 | _ | [Tri-state output, Programmable Drive] |
| DHS | 116 | 0 | Panel Horizontal Sync. [Tri-state output, Programmable Drive] |
| DEN | 115 | 0 | Panel Display Enable, which frames the output background. |
| BLIV | 110 | | [Tri-state output, Programmable Drive] |
| PBIAS | 114 | 0 | Panel Bias Control (back light enable) |
| PPWR | 113 | 0 | [Tri-state output, Programmable Drive] Panel Power Control |
| TT WIX | 113 | | [Tri-state output, Programmable Drive] |
| PD47 | 110 | 0 | Panel output data. |
| PD46 | 109 | 0 | [Tri-state output, Programmable Drive] |
| PD45 | 108 | Ö | [state eatpat,egraase ze] |
| PD44 | 107 | Ö | |
| | | | |
| PD43 | 106 | 0 | |
| PD42 | 105 | 0 | |
| PD41 | 104 | 0 | |
| PD40 | 103 | 0 | |
| PD39 | 102 | 0 | |
| PD38 | 101 | 0 | |
| PD37 | 100 | Ö | |
| | | 0 | |
| PD36 | 99 | | |
| PD35 | 96 | 0 | |
| PD34 | 95 | 0 | |
| PD33 | 94 | 0 | |
| PD32 | 93 | 0 | |
| PD31 | 92 | 0 | |
| PD30 | 91 | 0 | |
| PD29 | 90 | Ö | |
| | | 0 | |
| PD28 | 87 | | |
| PD27 | 86 | 0 | |
| PD26 | 85 | 0 | |
| PD25 | 84 | 0 | |
| PD24 | 83 | 0 | |
| PD23 | 80 | 0 | |
| PD22 | 79 | 0 | |
| PD21 | 78 | Ö | |
| | | | |
| PD20 | 77 | 0 | |
| PD19 | 76 | 0 | |
| PD18 | 75 | 0 | |
| PD17 | 74 | 0 | |
| PD16 | 73 | 0 | |
| PD15 | 72 | Ö | |
| PD14 | 71 | 0 | |
| | | _ | |
| PD13 | 70 | 0 | |
| PD12 | 69 | 0 | |
| PD11 | 66 | 0 | |
| PD10 | 65 | 0 | |
| PD9 | 64 | 0 | |
| PD8 | 63 | 0 | |
| PD7 | 62 | Ö | |
| | | | |
| PD6 | 61 | 0 | |
| PD5 | 60 | 0 | |
| PD4 | 59 | 0 | |
| PD3 | 58 | 0 | |
| PD2 | 57 | 0 | |
| PD1 | 56 | 0 | |
| PD0 | 55 | Ö | |
| L . 50 | - 50 | <u> </u> | |

Table 5. Parallel ROM Interface Port

| Pin Name | No | I/O | Description |
|------------|----|-----|--|
| ROM_ADDR15 | 8 | Ю | ROM address output. These pins also serve as 5V-tolerant bootstrap inputs on power up. |
| ROM_ADDR14 | 9 | Ю | |
| ROM_ADDR13 | 10 | Ю | |
| ROM_ADDR12 | 11 | Ю | |
| ROM_ADDR11 | 12 | Ю | |
| ROM_ADDR10 | 13 | Ю | |
| ROM_ADDR9 | 14 | Ю | |
| ROM_ADDR8 | 15 | Ю | |
| ROM_ADDR7 | 16 | Ю | |
| ROM_ADDR6 | 17 | Ю | |
| ROM_ADDR5 | 18 | Ю | |
| ROM_ADDR4 | 19 | Ю | |
| ROM_ADDR3 | 22 | Ю | |
| ROM_ADDR2 | 23 | Ю | |
| ROM_ADDR1 | 24 | Ю | |
| ROM_ADDR0 | 25 | 10 | |
| ROM_DATA7 | 28 | 1 | 5V-tolerant external PROM data input |
| ROM_DATA6 | 29 | - 1 | |
| ROM_DATA5 | 30 | - 1 | |
| ROM_DATA4 | 31 | 1 | |
| ROM_DATA3 | 32 | I | |
| ROM_DATA2 | 33 | I | |
| ROM_DATA1 | 34 | I | |
| ROM_DATA0 | 35 | - 1 | |
| ROM_OEn | 36 | 0 | External PROM data Output Enable |

 Table 6.
 Output Port

| Pin Name | No | I/O | Description |
|----------|-----|-----|---|
| GPO0 | 119 | 0 | Odd Starting Pulse |
| GPO1 | 120 | 0 | Odd Polarity |
| GPO2 | 121 | 0 | Odd Data Transmission Inversion |
| GPO3 | 122 | 0 | Even Starting Pulse |
| GPO4 | 123 | 0 | Even Polarity |
| GPO5 | 124 | 0 | Even Data Transmission Inversion |
| GPO6 | 125 | 0 | Row Starting Pulse for 2-Voltage Row Driver |
| GPO7 | 126 | 0 | Row Starting Pulse for 3-Voltage Row Driver |

Table 7. Reserved Pins

| Pin Name | No | I/O | Description |
|----------|-----|-----|-------------|
| N/C | 127 | N/C | No connect. |
| N/C | 128 | N/C | No connect. |
| Reserved | 131 | I | Tie to GND. |
| Reserved | 132 | - 1 | Tie to GND. |
| N/C | 142 | 0 | No connect. |
| Reserved | 173 | N/C | No connect. |
| Reserved | 174 | N/C | No connect. |
| Reserved | 175 | N/C | No connect. |
| Reserved | 176 | N/C | No connect. |
| Reserved | 177 | N/C | No connect. |
| Reserved | 178 | N/C | No connect. |
| Reserved | 179 | N/C | No connect. |
| Reserved | 180 | N/C | No connect. |
| Reserved | 181 | N/C | No connect. |
| Reserved | 182 | N/C | No connect. |
| Reserved | 183 | N/C | No connect. |
| Reserved | 184 | N/C | No connect. |
| Reserved | 185 | N/C | No connect. |
| Reserved | 186 | N/C | No connect. |

| Reserved | 187 | N/C | No connect. |
|----------|-----|-----|---|
| Reserved | 188 | N/C | No connect. |
| Reserved | 189 | N/C | No connect. |
| Reserved | 190 | N/C | No connect. |
| Reserved | 191 | N/C | No connect. |
| Reserved | 192 | N/C | No connect. |
| Reserved | 193 | N/C | No connect. |
| Reserved | 194 | N/C | No connect. |
| Reserved | 195 | N/C | No connect. |
| Reserved | 196 | N/C | No connect. |
| Reserved | 197 | N/C | No connect. |
| Reserved | 198 | N/C | No connect. |
| Reserved | 199 | N/C | No connect. |
| N/C | 200 | 0 | No connect. |
| CLKOUT | 201 | AO | For test purposes only. Do not connect. |

Note: For PCB compatibility with gm5110/20 and gm3110/20 input pins 173-199 should be connected as described in the gm5115 data sheet C5115-DAT-01.

Note that VDD pins having "_2.5" in their names should be connected to 2.5V power supplies. All other VDD pins should be connected to 3.3V power supplies.

Table 8. Power Pins for ADC Sampling Clock DDS

| Pin Name | No | I/O | Description | |
|-----------|-----|-----|--|--|
| AVDD_DDDS | 146 | AP | Analog power for the Destination DDS. Connect to 3.3V supply. Must be bypassed with a 0.1uF capacitor to AVSS_DDDS pin (as close to the pin as possible). | |
| AVSS_DDDS | 145 | AG | Analog ground for the Destination DDS. Must be directly connected to the analog system ground. | |
| VDD_DDDS | 144 | Р | Digital power for the Destination DDS. Connect to 3.3V supply. | |
| VSS_DDDS | 143 | G | Digital ground for the Destination DDS. | |

Table 9. Power Pins for Display Clock DDS

| Pin Name | No | I/O | Description | |
|-----------|-----|-----|---|--|
| AVDD_SDDS | 141 | AP | Analog power for Source DDS. Connect to 3.3V supply. Must be bypassed with a 0.1uF capacitor to AVSS_SDDS pin (as close to the pin as possible). | |
| AVSS_SDDS | 140 | AG | Analog ground for Source DDS. Must be directly connected to the analog system ground plane. | |
| VDD_SDDS | 139 | Р | Digital power for the Source DDS. Connect to 3.3V supply. | |
| VSS_SDDS | 138 | G | Digital ground for the Source DDS. | |

Table 10. I/O Power and Ground Pins

| Pin Name | No | I/O | Description |
|----------|-----|-----|--|
| RVDD | 2 | Р | Connect to 3.3V supply. |
| | 20 | Р | Must be bypassed with a 0.1uF capacitor to RVSS (as close to the pin as possible). |
| | 37 | Р | |
| | 53 | Р | |
| | 67 | Р | |
| | 81 | Р | |
| | 97 | Р | |
| | 111 | Р | |
| | 129 | Р | |
| RVSS | 3 | G | Connect to digital ground. |
| | 21 | G | |
| | 38 | G | |
| | 54 | G | |
| | 68 | G | |
| | 82 | G | |
| | 98 | G | |
| | 112 | G | |
| | 130 | G | |

Table 11. Core Power and Ground Pins

| Pin Name | No | I/O | Description |
|----------|-----|-----|--|
| CVDD_2.5 | 26 | Р | Connect to 2.5V supply. |
| _ | 88 | Р | Must be bypassed with a 0.1uF capacitor to CVSS (as close to the pin as possible). |
| | 134 | Р | |
| | 203 | Р | |
| CVSS | 27 | G | Connect to digital ground. |
| | 89 | G | |
| | 133 | G | |
| | 135 | G | |
| | 202 | G | |

Note, "AP" indicates a power supply that is analog in nature and does not have large switching currents. These should be isolated from other digital supplies that do have large switching currents.

4. FUNCTIONAL DESCRIPTION

A functional block diagram is illustrated below. Each of the functional units shown is described in the following sections.




Figure 3. gm2110/20 Functional Block Diagram

4.1 Clock Generation

The gm2110/20 features two clock inputs. All additional clocks are internal clocks derived from one or more of these:

- 1. Crystal Input Clock (TCLK and XTAL). This is the input pair to an internal crystal oscillator and corresponding logic. A 14.3 MHz TV crystal is recommended. Other crystal frequencies may be used, but require custom programming. This is illustrated in Figure 4 below. Alternatively, a single-ended TTL/CMOS clock oscillator can be driven into the TCLK pin (leave XTAL as N/C in this case). This is illustrated in Figure 7 below. This option is selected by connecting a $10K\Omega$ pull-up to ROM ADDR13 (refer to Table 16). See also Table 13.
- 2. Host Interface Transfer Clock (HCLK)

The gm2110/20 TCLK oscillator circuitry is a custom designed circuit to support the use of an external oscillator or a crystal resonator to generate a reference frequency source for the gm2110/20 device.

4.1.1 Using the Internal Oscillator with External Crystal

The first option for providing a clock reference is to use the internal oscillator with an external crystal. The oscillator circuit is designed to provide a very low jitter and very low harmonic clock to the internal circuitry of the gm2110/20. An Automatic Gain Control (AGC) is used to insure startup and operation over a wide range of conditions. The oscillator circuit also minimizes the overdrive of the crystal, which reduces the aging of the crystal.

When the gm2110/20 is in reset, the state of the ROM_ADDR13 pin (pin number 10) is sampled. If the pin is left unconnected (internal pull-down) then internal oscillator is enabled. In this mode a crystal resonator is connected between TCLK (pin 152) and the XTAL (pin 151) with the appropriately sized loading capacitors C_{L1} and C_{L2} . The size of C_{L1} and C_{L2} are determined from the crystal manufacturer's specification and by compensating for the parasitic capacitance of the gm2110/20 device and the printed circuit board traces. The loading capacitors are terminated to the analog VDD power supply. This connection increases the power supply rejection ratio when compared to terminating the loading capacitors to ground.




Figure 4. Using the Internal Oscillator with External Crystal

The TCLK oscillator uses a Pierce Oscillator circuit. The output of the oscillator circuit, measured at the TCLK pin, is an approximate sine wave with a bias of about 2 volts above ground (see Figure 5). The peak-to-peak voltage of the output can range from 250 mV to 1000 mV depending on the specific characteristics of the crystal and variation in the oscillator

characteristics. The output of the oscillator is connected to a comparator that converts the sine wave to a square wave. The comparator requires a minimum signal level of about 50-mV peak to peak to function correctly. The output of the comparator is buffered and then distributed to the gm2110/20 circuits.




Figure 5. Internal Oscillator Output

One of the design parameters that must be given some consideration is the value of the loading capacitors used with the crystal as shown in Figure 6. The loading capacitance (C_{load}) on the crystal is the combination of C_{L1} and C_{L2} and is calculated by $C_{load} = ((C_{L1} * C_{L2}) / (C_{L1} + C_{L2})) + C_{shunt}$. The shunt capacitance C_{shunt} is the effective capacitance between the XTAL and TCLK pins. For the gm2110/20 this is approximately 9 pF. C_{L1} and C_{L2} are a parallel combination of the external loading capacitors (C_{ex}), the PCB board capacitance (C_{pcb}), the pin capacitance (C_{pin}), the pad capacitance (C_{pad}), and the ESD protection capacitance (C_{esd}). The capacitances are symmetrical so that $C_{L1} = C_{L2} = C_{ex} + C_{PCB} + C_{pin} + C_{pad} + C_{ESD}$. The correct value of C_{ex} must be calculated based on the values of the load capacitances. Approximate values are provided in Figure 6.




Figure 6. Sources of Parasitic Capacitance

Some attention must be given to the details of the oscillator circuit when used with a crystal resonator. The PCB traces should be as short as possible. The value of C_{load} that is specified by the manufacturer should not be exceeded because of potential start up problems with the oscillator. Additionally, the crystal should be a parallel resonate-cut and the value of the equivalent series resistance must be less then 90 Ohms.

4.1.2 Using an External Clock Oscillator

Another option for providing the reference clock is to use a single-ended external clock oscillator. When the gm2110/20 is in reset, the state of the ROM_ADDR13 (pin 10) is sampled. If ROM_ADDR13 is pulled high by connecting to VDD through a pull-up resistor (15K Ω recommended, 15K Ω maximum) then external oscillator mode is enabled. In this mode the internal oscillator circuit is disabled and the external oscillator signal that is connected to the TCLK pin (pin number 152) is routed to an internal clock buffer. This is illustrated in Figure 7.




Figure 7. Using an External Single-ended Clock Oscillator

| Frequency | 14 to 24 MHz |
|------------------------|--------------|
| Jitter Tolerance | 250 ps |
| Rise Time (10% to 90%) | 5 ns |
| Maximum Duty Cycle | 40-60 |

Table 12. TCLK Specification

4.1.3 Clock Synthesis

The gm2110/20 synthesizes all additional clocks internally as illustrated in Figure 8 below. The synthesized clocks are as follows:

- 1. Main Timing Clock (TCLK) is the output of the chip internal crystal oscillator. TCLK is derived from the TCLK/XTAL pad input.
- 2. Reference Clock (RCLK) synthesized by RCLK PLL (RPLL) using TCLK as the reference.
- 3. Input Source Clock (SCLK) synthesized by Source DDS (SDDS) PLL using input HSYNC as the reference. The SDDS internal digital logic is driven by RCLK.
- 4. Display Clock (DCLK) synthesized by Destination DDS (DDDS) PLL using IP CLK as the reference. The DDDS internal digital logic is driven by RCLK.
- 5. Half Reference Clock (RCLK/2) is the RCLK (see 2, above) divided by 2. Used as OCM CLK domain driver.
- 6. Quarter Reference Clock (RCLK/4) is the RCLK (see 2, above) divided by 4. Used as alternative clock (faster than TCLK) to drive IFM.
- 7. ADC Output Clock (SENSE ACLK) is a delay-adjusted ADC sampling clock, ACLK. ACLK is derived from SCLK.




Figure 8. **Internally Synthesized Clocks**

The on-chip clock domains are selected from the synthesized clocks as shown in Figure 9 below. These include:

- 1. Input Domain Clock (IP CLK). Max = 165MHz
- 2. Host Interface and On-Chip Microcontroller Clock (OCM CLK). Max = 100MHz
- 3. Filter and Display Pixel Clock (DP CLK). Max = 135MHz

- 4. Source Timing Measurement Domain Clock (IFM CLK). Max = 50MHz
- 5. ADC Domain Clock (ACLK). Max = 165MHz.

The clock selection for each domain as shown in the figure below is controlled using the CLOCK CONFIG registers (index 0x03 and 0x04).




Figure 9. **On-chip Clock Domains**

4.2 Hardware Reset

Hardware Reset is performed by holding the RESETn pin low for a minimum of 1 us. A TCLK input (see Clock Options above) must be applied during and after the reset. When the reset period is complete and RESETn is de-asserted, the power-up sequence is as follows:

- 1. Reset all registers of all types to their default state (this is 00h unless otherwise specified in the gm2110/20 Register Listing).
- 2. Force each clock domain into reset. Reset will remain asserted for 64 local clock domain cycles following the de-assertion of RESETn.
- 3. Operate the OCM CLK domain at the TCLK frequency.
- 4. Preset the RCLK PLL to output ~200MHz clock (assumes 14.3MHz TCLK crystal frequency).
- 5. Wait for RCLK PLL to Lock. Then, switch the OCM CLK domain to operate from the bootstrap selected clock.
- 6. If a pull-up resistor is installed on ROM ADDR9 pin (see Table 16), then the OCM becomes active as soon as OCM CLK is stable. Otherwise, the OCM remains in reset until OCM CONTROL register (0x22) bit 1 is enabled.

4.3 Analog to Digital Converter

The gm2110/20 chip has three ADC's (analog-to-digital converters), one for each color (red, green, and blue).

4.3.1 ADC Pin Connection

The analog RGB signals are connected to the gm2110/20 as described below:

Pin Name **ADC Signal Name** Red Red+ Red-Terminate as illustrated in Figure 10 Green+ Green Green-Terminate as illustrated in Figure 10 Blue+ Blue Blue-Terminate as illustrated in Figure 10 **HSYNC** Horizontal Sync (Terminate as illustrated in Figure 10) **VSYNC** Vertical Sync (Terminate as with HSYNC illustrated in Figure 10)

Table 13. Pin Connection for RGB Input with HSYNC/VSYNC




Figure 10. **Example ADC Signal Terminations**

Please note that it is very important to follow the recommended layout guidelines for the circuit shown in Figure 10. These are described in "gm5115 Layout Guidelines" document number C5115-SLG-01A.

June 2002 16

4.3.2 ADC Characteristics

The table below summarizes the characteristics of the ADC:

MIN TYP MAX Track & Hold Amp Bandwidth 290 MHz Guaranteed by design. Note that the Track & Hold Amp Bandwidth is programmable. 290 MHz is the maximum setting. 0.90 V Full Scale Adjust Range at RGB Inputs 0.55 V Full Scale Adjust Sensitivity +/- 1 LSB Measured at ADC Output. Independent of full scale RGB input. Zero Scale Adjust Sensitivity +/- 1 LSB Measured at ADC Output. Sampling Frequency (Fs) 10 MHz 162.5 MHz Differential Non-Linearity (DNL) +/-0.5 LSB +/-0.9 LSB Fs = 135 MHz Guaranteed by test. No Missing Codes Integral Non-Linearity (INL) +/- 1.5 LSB Fs =135 MHz Channel to Channel Matching +/- 0.5 LSB

Table 14. ADC Characteristics

Note that input formats with resolutions or refresh rates higher than that supported by the LCD panel are supported as recovery modes only. This is called RealRecoveryTM. For example, it may be necessary to shrink the image. This may introduce image artifacts. However, the image is clear enough to allow the user to change the display properties.

The gm2110/20 ADC has a built in clamp circuit for AC-coupled inputs. By inserting series capacitors (about 10 nF), the DC offset of an external video source can be removed. The clamp pulse position and width are programmable.

4.3.3 Clock Recovery Circuit

The SDDS (Source Direct Digital Synthesis) clock recovery circuit generates the clock used to sample analog RGB data (IP CLK or source clock). This circuit is locked to HSYNC of the incoming video signal.

Patented digital clock synthesis technology makes the gm2110/20 clock circuits resistant to temperature/voltage drift. Using DDS (Direct Digital Synthesis) technology, the clock recovery circuit can generate any IP CLK clock frequency within the range of 10MHz to 165MHz.




Figure 11. gm2110/20 Clock Recovery

4.3.4 Sampling Phase Adjustment

The programmable ADC sampling phase is adjusted by delaying the HSYNC input to the SDDS. The accuracy of the sampling phase is checked and the result read from a register. This feature enables accurate auto-adjustment of the ADC sampling phase.

4.3.5 ADC Capture Window

Figure 12 below illustrates the capture window used for the ADC input. In the horizontal direction the capture window is defined in IP CLKs (equivalent to a pixel count). In the vertical direction it is defined in lines.

All the parameters beginning with "Source" are programmed gm2110/20 registers values. Note that the input vertical total is solely determined by the input and is not a programmable parameter.




Figure 12. **ADC Capture Window**

The Reference Point marks the leading edge of the first internal HSYNC following the leading edge of an internal VSYNC. Both the internal HSYNC and the internal VSYNC are derived from external HSYNC and VSYNC inputs.

Horizontal parameters are defined in terms of single pixel increments relative to the internal horizontal sync. Vertical parameters are defined in terms of single line increments relative to the internal vertical sync.

For ADC interlaced inputs, the gm2110/20 may be programmed to automatically determine the field type (even or odd) from the VSYNC/HSYNC relative timing. See Input Format Measurement, Section 4.4.

4.4 Test Pattern Generator (TPG)

The gm2110/20 contains hundreds of test patterns, some of which are shown in Figure 13. Once programmed, the gm2110/20 test pattern generator can replace a video source (e.g. a PC) during factory calibration and test. This simplifies the test procedure and eliminates the possibility of image noise being injected into the system from the source. The foreground and background colors are programmable. In addition, the gm2110/20 OSD controller can be used to produce other patterns.




Figure 13. Some of gm2110/20 built-in test patterns

The DDC2Bi port can be used for factory testing. This is illustrated in Error! Reference source not found. The factory test station connects to the gm2110/20 through the Direct Data Channel (DDC) of the DSUB15 or DVI connectors. Then, the PC can make gm2110/20 display test patterns (see section 4.4). A camera can be used to automate the calibration of the LCD panel.




Figure 14. **Factory Calibration and Test Environment**

4.5 Input Format Measurement

The gm2110/20 has an Input Format Measurement block (the IFM) providing the capability of measuring the horizontal and vertical timing parameters of the input video source. information may be used to determine the video format and to detect a change in the input format. It is also capable of detecting the field type of interlaced formats.

The IFM features a programmable reset, separate from the regular gm2110/20 soft reset. This reset disables the IFM, reducing power consumption. The IFM is capable of operating while gm2110/20 is running in power down mode.

Horizontal measurements are measured in terms of the selected IFM CLK (either TCLK or RCLK/4), while vertical measurements are measured in terms of HSYNC pulses.

For an overview of the internally synthesized clocks, see section 4.1.

4.5.1 HSYNC / VSYNC Delay

The active input region captured by the gm2110/20 is specified with respect to internal HSYNC and VSYNC. By default, internal syncs are equivalent to the HSYNC and VSYNC at the input pins and thus force the captured region to be bounded by external HSYNC and VSYNC timing. However, the gm2110/20 provides an internal HSYNC and VSYNC delay feature that removes this limitation. This feature is available for use with the ADC input. By delaying the sync internally, the gm2110/20 can capture data that spans across the sync pulse.

It is possible to use HSNYC and VSYNC delay for image positioning. (Alternatively, Source HSTART and Source VSTART in Figure 12 are used for image positioning of analog input.) Taken to an extreme, the intentional movement of images across apparent HSYNC and VSYNC boundaries creates a horizontal and/or vertical wrap effect.

HSYNC is delayed by a programmed number of selected input clocks.




Figure 15. **HSYNC Delay**

Delayed horizontal sync may be used to solve a potential problem with VSYNC jitter with respect to HSYNC. VSYNC and HSYNC are generally driven active coincidentally, but with different paths to the gm2110/20 (HSYNC is often regenerated from a PLL). As a result, VSYNC may be seen earlier or later. Because VSYNC is used to reset the line counter and HSYNC is used to increment it, any difference in the relative position of HSYNC and VSYNC is seen on-screen as vertical jitter. By delaying the HSYNC a small amount, it can be ensured that VSYNC always resets the line counter prior to it being incremented by the "first" HSYNC.




Figure 16. **Active Data Crosses HSYNC Boundary**

4.5.2 Horizontal and Vertical Measurement

The IFM is able to measure the horizontal period and active high pulse width of the HSYNC signal, in terms of the selected clock period (either TCLK or RCLK/4.). Horizontal measurements are performed on only a single line per frame (or field). The line used is programmable. It is able to measure the vertical period and VSYNC pulse width in terms of rising edges of HSYNC.

Once enabled, measurement begins on the rising VSYNC and is completed on the following rising VSYNC. Measurements are made on every field / frame until disabled.

4.5.3 Format Change Detection

The IFM is able to detect changes in the input format relative to the last measurement and then alert both the system and the on-chip microcontroller. The microcontroller sets a measurement difference threshold separately for horizontal and vertical timing. If the current field / frame timing is different from the previously captured measurement by an amount exceeding this threshold, a status bit is set. An interrupt can also be programmed to occur.

4.5.4 Watchdog

The watchdog monitors input VSYNC / HSYNC. When any HSYNC period exceeds the programmed timing threshold (in terms of the selected IFM CLK), a register bit is set. When any VSYNC period exceeds the programmed timing threshold (in terms of HSYNC pulses), a second register bit is set. An interrupt can also be programmed to occur.

4.5.5 Internal Odd/Even Field Detection (For Interlaced Inputs to ADC Only)

The IFM has the ability to perform field decoding of interlaced inputs to the ADC. The user specifies start and end values to outline a "window" relative to HSYNC. If the VSYNC leading edge occurs within this window, the IFM signals the start of an ODD field. If the VSYNC leading edge occurs outside this window, an EVEN field is indicated (the interpretation of odd and even can be reversed). The window start and end points are selected from a predefined set of values.




Figure 17. **ODD/EVEN Field Detection**

4.5.6 Input Pixel Measurement

The gm2110/20 provides a number of pixel measurement functions intended to assist in configuring system parameters such as pixel clock, SDDS sample clocks per line and phase setting, centering the image, or adjusting the contrast and brightness.

4.5.7 Image Phase Measurement

This function measures the sampling phase quality over a selected active window region. This feature may be used when programming the source DDS to select the proper phase setting. Please refer to the gm2110/20 Programming Guide for the optimized algorithm.

4.5.8 Image Boundary Detection


The gm2110/20 performs measurements to determine the image boundary. This information is used when programming the Active Window and centering the image.

4.5.9 Image Auto Balance

The gm2110/20 performs measurements on the input data that is used to adjust brightness and contrast.

4.6 RealColor[™] Digital Color Controls

The gm2110/20 provides high-quality digital color controls. These consist of a subtractive "black level" stage, followed by a full 3x3 RGB matrix multiplication stage, followed by a signed offset stage as shown in Figure 18.



RealColor[™] Digital Color Controls Figure 18.

This structure can accommodate all RGB color controls such as black-level (subtractive stage), contrast (multiplicative stage), and brightness (signed additive offset). In addition, it supports all YUV color controls including brightness (additive factor applied to Y), contrast (multiplicative factor applied to Y), hue (rotation of U and V through an angle) and saturation (multiplicative factor applied to both Y and V).

To provide the highest color purity all mathematical functions use 10 bits of accuracy. The final result is then dithered to eight or six bits (as required by the LCD panel).

4.6.1 RealColor™ Flesh tone Adjustment

The human eye is more sensitive to variations of flesh tones than other colors; for example, the user may not care if the color of grass is modified slightly during image capture and/or display. However, if skin tones are modified by even a small amount, it is unacceptable. The gm2110/20 features flesh tone adjustment capabilities. This feature is not based on lookup tables, but rather a manipulation of YUV-channel parameters. Flesh tone adjustment is available for all inputs.

4.6.2 Color Standardization and sRGB Support

Internet shoppers may be very picky about what color they experience on the display. gm2110/20 RealColorTM digital color controls can be used to make the color response of an LCD monitor compliant with standard color definitions, such as sRGB is a standard for color exchange proposed by Microsoft and HP (see www.srgb.com). gm2110/20 RealColor controls can be used to make LCD monitors sRGB compliant, even if the native response of the LCD panel itself is not. For more information on sRGB compliance using gm2110/20 family devices please refer to the sRGB application brief C5115-APB-02.

4.7 High-Quality Scaling

The gm2110/20 zoom scaler uses an adaptive scaling technique proprietary to Genesis Microchip Inc., and provides high quality scaling of real time video and graphics images. An input field/frame is scalable in both the vertical and horizontal dimensions.

Interlaced fields may be spatially de-interlaced by vertically scaling and repositioning the input fields to align with the output display's pixel map.

4.7.1 Variable Zoom Scaling

The gm2110/20 scaling filter can combine its advanced scaling with a pixel-replication type scaling function. This is useful for improving the sharpness and definition of graphics when scaling at high zoom factors (such as VGA to SXGA).

4.7.2 Horizontal and Vertical Shrink

The gm2110/20 provides an arbitrary horizontal and vertical shrink down to (50% + 1 pixel/line) of the original image size. This allows the gm2110/20 to capture and display images one VESA standard format larger than the native display resolution. For example, UXGA may be captured and displayed on an SXGA panel.

4.7.3 Moiré Cancellation

The gamma curve and other non-linearities can affect the energy distribution of pixels when scaled to different areas of the screen. This is an example of the Moiré effect. The gm2110/20 has hardware features to negate the Moiré effect, improving the scaling quality.

4.8 Bypass Options

The gm2110/20 has the capability to completely bypass internal processing. In this case, captured input signals and data are passed, with a small register latency, straight through to the display output.

The gm2110/20 is also able to bypass the zoom filter.

4.9 Gamma LUT

The gm2110/20 provides an 8 to 10-bit look-up table (LUT) for each input color channel intended for Gamma correction and to compensate for a non-linear response of the LCD panel. A 10-bit output results in an improved color depth control. The 10-bit output is then dithered down to 8 bits (or 6 bits) per channel at the display (see section 4.10.3 below). The LUT is user programmable to provide an arbitrary transfer function. Gamma correction occurs after the zoom / shrink scaling block.

The LUT has bypass enable. If bypassed, the LUT does not require programming.

4.10 Display Output Interface

The Display Output Port provides data and control signals that permit the gm2110/20 to connect to a variety of flat panel or CRT devices. The output interface is configurable for 18 or 24-bit RGB pixels, either single or double pixel wide. All display data and timing signals are synchronous with the DCLK output clock.

4.10.1 Display Synchronization

Refer to section 4.1 for information regarding internal clock synthesis.

The gm2110/20 supports the following display synchronization modes:

- Frame Sync Mode: The display frame rate is synchronized to the input frame or field rate. This mode is used for standard operation.
- Free Run Mode: No synchronization. This mode is used when there is no valid input timing (i.e. to display OSD messages or a splash screen) or for testing purposes. In freerun mode, the display timing is determined only by the values programmed into the display window and timing registers.

4.10.2 Programming the Display Timing

Display timing signals provide timing information so the Display Port can be connected to an external display device. Based on values programmed in registers, the Display Output Port produces the horizontal sync (DHS), vertical sync (DVS), and data enable (DEN) control signals. The figure below provides the registers that define the output display timing.

Horizontal values are programmed in single pixel increments relative to the leading edge of the horizontal sync signal. Vertical values are programmed in line increments relative to the leading edge of the vertical sync signal.




Figure 19. **Display Windows and Timing**

The double-wide output only supports an even number of horizontal pixels.




Figure 20. Single Pixel Width Display Data




Figure 21. **Double Pixel Wide Display Data**

4.10.3 Panel Power Sequencing (PPWR, PBIAS)

gm2110/20 has two dedicated outputs PPWR and PBIAS (pins 113 and 114) to control LCD power sequencing once data and control signals are stable. The timing of these signals is fully programmable.




Figure 22. **Panel Power Sequencing**

4.10.4 Output Dithering

The Gamma LUT outputs a 10-bit value for each color channel. This value is dithered down to either 8-bits for 24-bit per pixel panels, or 6-bits for 18-bit per pixel panels.

The benefit of dithering is that the eye tends to average neighboring pixels and a smooth image free of contours is perceived. Dithering works by spreading the quantization error over neighboring pixels both spatially and temporally. Two dithering algorithms are available: random or ordered dithering. Ordered dithering is recommended when driving a 6-bit panel.

All gray scales are available on the panel output whether using 8-bit panel (dithering from 10 to 8 bits per pixel) or using 6-bit panel (dithering from 10 down to 6 bits per pixel).

4.11 Energy Spectrum Management (ESM)

High spikes in the EMI power spectrum may cause LCD monitor products to violate emissions standards. The gm2110/20 has many features that can be used to reduce electromagnetic interference (EMI). These include drive strength control, dual-edge clocking and clock spectrum modulation. These features help to eliminate the costs associated with EMI reducing components and shielding.

4.12 OSD

The gm2110/20 has a fully programmable, high-quality OSD controller. The graphics are divided into "cells" 12 by 18 pixels in size. The cells are stored in an on-chip static RAM (4096 words by 24 bits) and can be stored as 1-bit per pixel data, 2-bit per pixel data or 4-bit per pixel data. This permits a good compression ratio while allowing more than 16 colors in the image.

Some general features of the gm2110/20 OSD controller include:

OSD Position – The OSD menu can be positioned anywhere on the display region. The reference point is Horizontal and Vertical Display Background Start (DH BKGND START and DV BKGND START in Figure 19).

OSD Stretch – The OSD image can be stretched horizontally and/or vertically by a factor of two, three, or four. Pixel and line replication is used to stretch the image.

OSD Blending – Sixteen levels of blending are supported for the character-mapped and bitmapped images. One host register controls the blend levels for pixels with LUT values of 128 and greater, while another host register controls the blend levels for pixels with LUT values of 127 and lower. OSD color LUT value 0 is reserved for transparency and is unaffected by the blend attribute.

4.12.1 On-Chip OSD SRAM

The on-chip static RAM (4096 words by 24 bits) stores the cell map and the cell definitions.

In memory, the cell map is organized as an array of words, each defining the attributes of one visible character on the screen starting from upper left of the visible character array. These attributes specify which character to display, whether it is stored as 1, 2 or 4 bits per pixel, the foreground and background colors, blinking, etc.

Registers CELLMAP XSZ and CELLMAP YSZ are used to define the visible area of the OSD image. For example, Figure 23 shows a cell map for which CELLMAP XSZ =25 and CELLMAP YSZ = 10.




Figure 23. OSD Cell Map

Cell definitions are stored as bit map data. On-chip registers point to the start of 1-bit per pixel definitions, 2-bit per pixel definitions and 4-bit per pixel definitions respectively. 1, 2 and 4-bit per pixel cell definitions require 9, 18 and 36 words of the OSD RAM respectively.

Note that the cell map and the cell definitions share the same on-chip RAM. Thus, the size of the cell map can be traded off against the number of different cell definitions. In particular, the size of the OSD image and the number of cell definitions must fit in OSD SRAM. That is, the following inequality must be satisfied. (Note, the ROUND operation rounds 3.5 to 4).

```
(CELLMAP_XSZ+1) * CELLMAP_YSZ +

18 * ROUND(Number of 1-bit per pixel fonts / 2) +

18 * (Number of 2-bit per pixel fonts) +

36 * (Number of 4-bit per pixel fonts) <= 4096
```

For example, an OSD menu 360 pixels wide by 360 pixels high is 30 cells in width and 20 cells in height. Many of these cells would be the same (e.g. empty). In this case, the menu could contain more than 32 1-bit per pixel cells, 100 2-bit per pixel cells, and 16 4-bit per pixel cells. Of course, different numbers of each type can also be used.


4.12.2 Color Look-up Table (LUT)


Each pixel of a displayed cell is resolved to an 8-bit color code. This selected color code is then transformed to a 24-bit value using a 256 x 24-bit look up table. This LUT is stored in an on-chip RAM that is separate from the OSD RAM. Color index value 0x00 is reserved for transparent OSD pixels.

4.13 On-Chip Microcontroller (OCM)

The gm2110/20 on-chip microcontroller (OCM) serves as the system microcontroller. It programs the gm2110/20 and manages other devices in the system such as the keypad, the back light and non-volatile RAM (NVRAM) using general-purpose input/output (GPIO) pins.

The OCM can operate in two configurations, Standalone configuration and Full-Custom configuration, as illustrated in Figure 24.





Configuration settings in NVRAM:

- OSD Colors, Logo and other configuration
- Panel Parameters
- Additional input modes
- Code patches

User settings in NVRAM:

- Brightness/contrast settings, etc
- On mode-by-mode basis

External ROM:

• Contains firmware code and data for all firmware functions

Figure 24A - Standalone Configuration

(No external ROM)

Figure 24B - Full-Custom Configuration (Program and Data stored in external ROM)

4.13.1 Standalone Configuration

Standalone configuration offers the most simple and inexpensive system solution for generic LCD monitors. In this configuration the OCM executes firmware stored internally in gm2110/20. This is illustrated in Figure 24A. The on-chip firmware provides all the standard functions required in a high-quality generic LCD monitor. This includes mode-detection, autoconfiguration and a high-quality standard OSD menu system. No external ROM is required (which reduces BOM cost) and no firmware development effort is required (which reduces time-to-market).

In Standalone configuration many customization parameters are stored in NVRAM. These include the LCD panel timing parameters, the color scheme and logos used in the OSD menus, the functions provided by the OSD menus, and arbitrary firmware modifications. These customization parameters are described in the Standalone User's Guide (B0108-SUG-01). Based on the customization parameters, G-Wizard (a GUI-based development tool used to program Genesis devices) produces the hex image file for NVRAM. G-Probe is then used to download the NVRAM image file into the NVRAM device. This is illustrated in Figure 25 below.




Figure 25. **Programming OCM in Standalone Configuration**

4.13.2 Full-Custom Configuration

In full-custom configuration the OCM executes a firmware program running from external ROM. This is illustrated in Figure 24B. A parallel port with separate address and data busses is available for this purpose. This port connects directly to standard, commercially available ROM or programmable Flash ROM devices. Normally 64KB or 128KB of ROM is required.

Both instructions and data are fetched from external ROM on a cycle-by-cycle basis. The speed of the accesses on the parallel port is determined by the gm2110/20 internal OCM CLK. This in turn determines the speed of the external ROM device. For example, if a 14.3 MHz crystal is being used to produce TCLK, and the OCM CLK is derived from TCLK, then a 45ns ROM can be used.

To program gm2110/20 in full-custom configuration the content of the external ROM is generated using Genesis software development tools G-Wizard and OSD-Workbench. This is illustrated in Figure 26. G-Wizard is a GUI-based tool for capturing system information such as panel timing, support modes, system configuration, etc. OSD-Workbench is a GUI based tool for defining OSD menus and functionality.




Figure 26. **Programming the OCM in Full-Custom Configuration**

Genesis recommends using Keil compiler (http://www.keil.com/) to compile the firmware source code into a hex file. This hex file is then downloaded into the external ROM using commercially available ROM programmers.

For development purposes it may be useful to use a ROM emulator. For example, a PROMJET ROM emulator can be used (http://www.emutec.com/pjetmain.html).

4.13.3 In-System-Programming (ISP) of FLASH ROM Devices

Gm2110/20 has hardware to program FLASH ROM devices. In particular, GPIO11/ROM WEn pin can be connected to the write enable of the FLASH ROM. Firmware is then used to perform the writes using the gm2110/20 host registers.

4.13.4 UART Interface

The gm2110/20 OCM has an integrated Universal Asynchronous Remote Terminal (UART) port that can be used as a factory debug port. In particular, the UART can be used to 1) read / write chip registers (see section 4.15 Error! Reference source not found.), 2) read / write to NVRAM (see section 4.13.1 above), and 3) read / write to FLASH ROM (see section 4.13.3 Error! Reference source not found.).

The UART is connected to pins GPIO4/UART DI and GPIO5/UART DO. gm2110/20 has serial-to-parallel conversion hardware which is accessed by firmware. The baud rate for serial communication is determined by a gm2110/20 host register.

4.13.5 DDC2Bi Interface

The gm2110/20 also features hardware support for DDC2Bi communication over the DDC channel of either the analog or DVI input ports. The specification for the DDC2Bi standard can be obtained from VESA (www.vesa.org). The DDC2Bi port can be used as a factory debug port or for field programming. In particular, the DDC2Bi port can be used to 1) read / write chip registers (see section 4.15 below), 2) read / write to NVRAM (see section 4.13.1 above), and 3) read / write to FLASH ROM (see section 4.13.3 above).

Two pairs of pins are available for DDC2Bi communication. For DDC2Bi communication over the analog VGA connector pins GPIO22/HCLK and GPIO16/HFSn should be connected to the DDC clock and data pins of the analog DSUB15 VGA connector. For DDC2Bi communication over the DVI connector pins GPIO14/DDC SCL and GPIO15/DDC SDA should be connected to the DDC clock and data pins of the DVI connector. Gm2110/20 contains serial to parallel conversion hardware, that is then accessed by firmware for interpretation and execution of the DDC2Bi command set.

4.13.6 General Purpose Inputs and Outputs (GPIO's)

The gm2110/20 has 21 general-purpose input/output (GPIO) pins. These are used by the OCM to communicate with other devices in the system such as keypad buttons, NVRAM, LEDs, audio DAC, etc. Each GPIO has independent direction control, open drain enable, for reading and writing. Note that the GPIO pins have alternate functionality as described in Table 15 below.

| Pin Name | Pin Number | Alternate function |
|------------------|------------|--|
| GPIO0/PWM0 | 40 | PWM0, PWM1 and PWM2 back light intensity controls, as described in section 4.16.2 below. |
| GPIO1/PWM1 | 41 | |
| GPIO2/PWM2 | 42 | |
| GPIO3/TIMER1 | 43 | Timer1 input of the OCM. |
| GPIO4/UART_DI | 44 | OCM UART data in/out signals respectively. |
| GPIO5/UARD_D0 | 45 | |
| GPIO6 | 46 | |
| GPIO7 | 47 | |
| GPIO8/IRQINn | 39 | OCM external interrupt source (IRQINn). |
| GPIO9 | 48 | |
| GPIO10 | 49 | |
| GPIO11/ROM_WEn | 50 | Write enable for external ROM if programmable FLASH device is used. |
| GPIO12/NVRAM_SDA | 51 | Data and clock lines for master 2-wire serial interface to NVRAM when gm2110/20 is used in |
| GPIO13/NVRAM_SCL | 52 | standalone configuration (section Figure 24). |
| GPIO14/DDC_SCL | 6 | General-purpose input/output signals. Open drain option via register setting. |
| GPIO15/DDC_SDA | 7 | [Bi-directional Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] |
| GPIO16/HFSn | 205 | Serial data line for 2-wire host interface. |
| GPIO17 | 1 | |
| GPIO18 | 208 | |
| GPIO19 | 207 | |
| GPIO20 | 206 | |
| GPIO21/IRQn | 4 | OCM interrupt output pin. |
| GPIO22/HCLK | 204 | Serial input clock for 2-wire host interface. |
| GPO0 | 119 | General-purpose outputs. |
| GPO1 | 120 | |
| GPO2 | 121 | |
| GPO3 | 122 | |
| GPO4 | 123 | |
| GPO5 | 124 | |
| GPO6 | 125 | |
| GPO7 | 126 | |

Table 15. gm2110/20 GPIOs and Alternate Functions

4.14 Bootstrap Configuration Pins

During hardware reset, the external ROM address pins ROM ADDR[15:0] are configured as inputs. On the negating edge of RESETn, the value on these pins is latched and stored. This value is readable by the on-chip microcontroller (or an external microcontroller via the host interface). Install a 10K pull-up resistor to indicate a '1', otherwise a '0' is indicated because ROM ADDR[15:0] have a $60K\Omega$ internal pull-down resistor.

| Signal Name | Pin Name | Description |
|-----------------|-----------------|--|
| HOST_ADDR(6:0) | ROM_ADDR(6:0) | If using 2-wire host protocol, these are the serial bus device address. |
| HOST_PROTOCOL | ROM_ADDR7 | Program this bit to 0 for 2-wire host interface operation. |
| HOST_PORT_EN | ROM_ADDR8 | Program this bit to 0 for 2-wire host interface operation. |
| OCM_START | ROM_ADDR9 | Determines the operating condition of the OCM after HW reset: 0 = OCM remains in reset until enabled by register bit. 1 = OCM becomes active after OCM_CLK is stable. |
| USER_BITS(7:5) | ROM_ADDR(12:10) | These settings are available for reading from a status register but are otherwise unused by the gm2110/20. Used to allow the OCM or external MCU access configuration settings. |
| OSC_SEL | ROM_ADDR13 | Selects reference clock source (refer to Figure 7): 0 = XTAL and TCLK pins are connected to a crystal oscillator. 1 = TCLK input is driven with a single-ended TTL/CMOS clock oscillator. |
| OCM_ROM_CNFG(1) | ROM_ADDR14 | Together with OCM_CONTROL register (0x22) bit 4, this bit selects internal/external ROM configuration. 0 = All 48K of ROM is internal. 1 = All 48K of ROM is in external ROM using ROM_ADDR15:0 address outputs if register 0x22 bit 4 is 0. If register 0x22 bit 4 is 1, 0-32K ROM is internal, and 32K~48K ROM is external using ROM_ADDR13:0 address outputs. |

Table 16. Bootstrap Signals

4.15 Host Interface

gm2110/20 contains many internal registers that control its operation. These are described in the gm2115 Family Register Listing (C2115-DSL-01).

A serial host interface is provided to allow an external device to peek and poke registers in the gm2110/20. This is done using a 2-wire serial protocol. Note that 2-wire host interface requires bootstrap settings as described in Table 16.

An arbitration mechanism ensures that register accesses from the OCM and the 2-wire host interface port are always serviced (time division multiplexing).

4.15.1 Host Interface Command Format

Transactions on the 2-wire host protocol occurs in integer multiples of bytes (i.e. 8 bits or two nibbles respectively). These form an instruction byte, a device register address and/or one or more data bytes. This is described in Table 17.

The first byte of each transfer indicates the type of operation to be performed by the gm2110/20. The table below lists the instruction codes and the type of transfer operation. The content of bytes that follow the instruction byte will vary depending on the instruction chosen. By utilizing these modes effectively, registers can be quickly configured.

The two LSBs of the instruction code, denoted 'A9' and 'A8' in Table 17 below, are bits 9 and 8 of the internal register address respectively. Thus, they should be set to '00' to select a starting register address of less than 256, '01' to select an address in the range 256 to 511, and '10' to select an address in the range 512 to 767. These bits of the address increment in Address Increment transfers. The unused bits in the instruction byte, denoted by 'x', should be set to '1'.

Operation Mode Bit **Description** 765432 1 0 0001xxA9A8 Write Address Increment Allows the user to write a single or multiple bytes to a specified starting 0 0 1 0 x x A9 A8 address location. A Macro operation will cause the internal address pointer to Write Address No Increment increment after each byte transmission. Termination of the transfer will cause (for table loading) the address pointer to increment to the next address location. 1001xxA9A8 Read Address Increment Allows the user to read multiple bytes from a specified starting address 1010xxA9A8 Read Address No Increment location. A Macro operation will cause the internal address pointer to (for table reading) increment after each read byte. Termination of the transfer will cause the address pointer to increment to the next address location. 0 0 1 1 x x A9 A8 Reserved 0 1 0 0 x x A9 A8 1000xxA9A8 1011xxA9A8 1100xxA9A8 0000xxA9A8 Spare No operation will be performed 0 1 0 1 x x A9 A8 0 1 1 0 x x A9 A8 0 1 1 1 x x A9 A8 1101xxA9A8 1110xxA9A8 1111xxA9A8

Table 17. Instruction Byte Map

4.15.2 2-wire Serial Protocol

The 2-wire protocol consists of a serial clock HCLK (pin number 204) and bi-directional serial data line HFSn (pin number 205). The bus master drives HCLK and either the master or slave can drive the HFSn line (open drain) depending on whether a read or write operation is being performed. The gm2110/20 operates as a slave on the interface.

The 2-wire protocol requires each device be addressable by a 7-bit identification number. The gm2110/20 is initialized on power-up to 2-wire mode by asserting bootstrap pins HOST_PROTOCOL=0 and the device identification number on HOST_ADDR(6:0) on the rising edge of RESETn (see Table 16). This provides flexibility in system configuration with multiple devices that can have the same address.

A 2-wire data transfer consists of a stream of serially transmitted bytes formatted as shown in the figure below. A transfer is initiated (START) by a high-to-low transition on HFSn while HCLK is held high. A transfer is terminated by a STOP (a low-to-high transition on HFSn while HCLK is held high) or by a START (to begin another transfer). The HFSn signal must be stable when HCLK is high, it may only change when HCLK is low (to avoid being misinterpreted as START or STOP).




Figure 27. 2-Wire Protocol Data Transfer

Each transaction on the HFSn is in integer multiples of 8 bits (i.e. bytes). The number of bytes that can be transmitted per transfer is unrestricted. Each byte is transmitted with the most significant bit (MSB) first. After the eight data bits, the master releases the HFSn line and the receiver asserts the HFSn line low to acknowledge receipt of the data. The master device generates the HCLK pulse during the acknowledge cycle. The addressed receiver is obliged to acknowledge each byte that has been received.

The Write Address Increment and the Write Address No Increment operations allow one or multiple registers to be programmed with only sending one start address. In Write Address Increment, the address pointer is automatically incremented after each byte has been sent and written. The transmission data stream for this mode is illustrated in Figure 28 below. The highlighted sections of the waveform represent moments when the transmitting device must release the HFSn line and wait for an acknowledgement from the gm2110/20 (the slave receiver).




Figure 28. 2-Wire Write Operations (0x1x and 0x2x)

The Read Address Increment (0x90) and Read Address No Increment (0xA0) operations are illustrated in Figure 29. The highlighted sections of the waveform represent moments when the transmitting device must release the HFSn line and waits for an acknowledgement from the master receiver.

Note that on the last byte read, no acknowledgement is issued to terminate the transfer.




Figure 29. 2-Wire Read Operation (0x9x and 0xAx)

Please note that in all the above operations the operation code includes two address bits, as described in Table 17.

4.16 Miscellaneous Functions

4.16.1 Low Power State

The gm2110/20 provides a low power state in which the clocks to selected parts of the chip may be disabled (see Table 19).

4.16.2 Pulse Width Modulation (PWM) Back Light Control

Many of today's LCD back light inverters require both a PWM input and variable DC voltage to minimize flickering (due to the interference between panel timing and inverter's AC timing), and adjust brightness. Most LCD monitor manufactures currently use a microcontroller to provide these control signals. To minimize the burden on the external microcontroller, the gm2110/20 generates these signals directly.

There are three pins available for controlling the LCD back light, PWM0 (GPIO0), PWM1 (GPIO1) and PWM2 (GPIO2). The duty cycle of these signals is programmable. They may be connected to an external RC integrator to generate a variable DC voltage for a LCD back light inverter. Panel HSYNC is used as the clock for a counter generating this output signal.

5. ELECTRICAL SPECIFICATIONS

The following targeted specifications have been derived by simulation.

5.1 Preliminary DC Characteristics

Table 18. Absolute Maximum Ratings

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS |
|---|----------------------|------|-----|------|-------|
| 3.3V Supply Voltages (1,2) | $V_{VDD_3.3}$ | -0.3 | | 3.6 | V |
| 2.5V Supply Voltages (1.2) | V _{VDD_2.5} | -0.3 | | 2.75 | V |
| Input Voltage (5V tolerant inputs) (1,2) | V _{IN5Vtol} | -0.3 | | 5.5 | V |
| Input Voltage (non 5V tolerant inputs) (1,2) | V _{IN} | -0.3 | | 3.6 | V |
| Electrostatic Discharge | V _{ESD} | | | ±2.0 | kV |
| Latch-up | I _{LA} | | | ±100 | mA |
| Ambient Operating Temperature | T _A | 0 | | 70 | °C |
| Storage Temperature | T _{STG} | -40 | | 125 | °C |
| Operating Junction Temp. | TJ | 0 | | 125 | °C |
| Thermal Resistance (Junction to Air) Natural Convection (3) | $\theta_{\sf JA}$ | | | 32.4 | °C/W |
| Thermal Resistance (Junction to Case) Convection (4) | $\theta_{\sf JC}$ | | | 13.9 | °C/W |
| Soldering Temperature (30 sec.) | T _{SOL} | | | 220 | °C |
| Vapor Phase Soldering (30 sec.) | T _{VAP} | | | 220 | °C |

NOTES:

- (1) All voltages are measured with respect to GND.
- (2) Absolute maximum voltage ranges are for transient voltage excursions.
- (3) Package thermal resistance is based on a PCB with one signal plane and two power planes. Package $\theta_{\rm JA}$ is improved on a PCB with four or more layers.
- (4) Based on the figures for the Operating Junction Temperature, θ_{JC} and Power Consumption in Table 19, the typical case temperature is calculated as $T_C = T_J - P \times \theta_{JC}$. This equals 102 degrees Celsius.

Table 19. DC Characteristics

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | | | |
|---|----------------------------|------|------|--------------------|-------|--|--|--|
| POWER | | | | | | | | |
| Power Consumption @ 96 MHz | P ₂₁₁₀ | | 1.36 | | | | | |
| Power Consumption @ 135 MHz | P ₂₁₂₀ | | 1.6 | | W | | | |
| Power Consumption @ Low Power Mode (1) | P_{LP} | | 0.15 | | W | | | |
| 3.3V Supply Voltages (AVDD and RVDD) | $V_{VDD_3.3}$ | 3.15 | 3.3 | 3.45 | V | | | |
| 2.5V Supply Voltages (VDD and CVDD) | $V_{VDD_2.5}$ | 2.35 | 2.5 | 2.65 | V | | | |
| Supply Current @ Low Power Mode (1) | I _{LP} | | 50 | | mA | | | |
| Supply Current @ CLK =96 MHz | I ₂₁₁₀ | | 375 | | | | | |
| 2.5V digital supply (2) | I _{2110_2.5_VDD} | | | 375 ⁽⁵⁾ | | | | |
| • 3.3V digital supply (3) | I _{2110_3.3_VDD} | | | 46 ⁽⁵⁾ | | | | |
| • 3.3V analog supply ⁽⁴⁾ | I _{2110_3.3_AVDD} | | | 140 ⁽⁵⁾ | | | | |
| Supply Current @ CLK =135MHz | I ₂₁₂₀ | | 440 | | mA | | | |
| • 2.5V digital supply (2) | I _{2120_2.5_VDD} | | | 440 ⁽⁵⁾ | | | | |
| • 3.3V digital supply (3) | I _{2120_3.3_VDD} | | | 55 ⁽⁵⁾ | | | | |
| • 3.3V analog supply ⁽⁴⁾ | I _{2120_3.3_AVDD} | | | 140 ⁽⁵⁾ | | | | |
| | INPUTS | | | | | | | |
| High Voltage | V _{IH} | 2.0 | | V_{DD} | V | | | |
| Low Voltage | V _{IL} | GND | | 0.8 | V | | | |
| Clock High Voltage | V_{IHC} | 2.4 | | V_{DD} | V | | | |
| Clock Low Voltage | V_{ILC} | GND | | 0.4 | V | | | |
| High Current (V _{IN} = 5.0 V) | I _{IH} | -25 | | 25 | μΑ | | | |
| Low Current (V _{IN} = 0.8 V) | I _{IL} | -25 | | 25 | μΑ | | | |
| Capacitance (V _{IN} = 2.4 V) | C _{IN} | | | 8 | pF | | | |
| OUTPUTS | | | | | | | | |
| High Voltage (I _{OH} = 7 mA) | V _{OH} | 2.4 | | V_{DD} | V | | | |
| Low Voltage (I _{OL} = -7 mA) | V _{OL} | GND | | 0.4 | V | | | |
| Tri-State Leakage Current | I _{OZ} | -25 | | 25 | μΑ | | | |

NOTES:

- (1) Low power figures result from setting the ADC and clock power down bits so that only the micro-controller is
- (2) Includes pins CVDD_2.5, VDD1_ADC_2.5, and VDD2_ADC_2.5.
- (3) Includes pins VDD_DPLL, VDD_SDDS, VDD_DDDS and RVDD.
- (4) Includes pins AVDD_RED, AVDD_GREEN, AVDD_BLUE, AVDD_RPLL, AVDD_SDDS, and AVDD_DDDS.
- (5) Maximum current figures are provided for the purposes of selecting an appropriate power supply circuit.

5.2 Preliminary AC Characteristics

The following targeted specifications have been derived by simulation.

All timing is measured to a 1.5V logic-switching threshold. The minimum and maximum operating conditions used were: $T_{DIE} = 0$ to 125 °C, Vdd = 2.35 to 2.65V, Process = best to worst, $C_L =$ 16pF for all outputs.

Table 20. Maximum Speed of Operation

| Clock Domain | Max Speed of Operation |
|---|------------------------------|
| Main Input Clock (TCLK) | 24 MHz (14.3MHz recommended) |
| ADC Clock (ACLK) | 162.5MHz |
| HCLK Host Interface Clock (6-wire protocol) | 5 MHz |
| Input Format Measurement Clock (IFM_CLK) | 50MHz (14.3MHz recommended) |
| Reference Clock (RCLK) | 200MHz (200MHz recommended) |
| On-Chip Microcontroller Clock (OCM_CLK) | 100 MHz |
| Display Clock (DCLK) | 135 MHz |

Table 21. Display Timing and DCLK Adjustments

| DP_TIMING -> | Tap 0 (default) | | Tap 1 | | Tap 2 | | Тар 3 | |
|--|-----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| | Min (ns) | Max (ns) | Min (ns) | Max (ns) | Min (ns) | Max (ns) | Min (ns) | Max (ns) |
| Propagation delay from DCLK to DA*/DB* | 1.0 | 4.5 | 0.5 | 3.5 | -0.5 | 2.5 | -1.5 | 1.5 |
| Propagation delay from DCLK to DHS | 1.0 | 4.5 | 0.5 | 3.5 | -0.5 | 2.5 | -1.5 | 1.5 |
| Propagation delay from DCLK to DVS | 0.5 | 4.5 | 0.0 | 3.5 | -1.0 | 2.5 | -2.0 | 1.5 |
| Propagation delay from DCLK to DEN | 1.0 | 4.5 | 0.5 | 3.5 | -0.5 | 2.5 | -1.5 | 1.5 |

Note: DCLK Clock Adjustments are the amount of additional delay that can be inserted in the DCLK path, in order to reduce the propagation delay between DCLK and its related signals.

Table 22. 2-Wire Host Interface Port Timing

| Parameter | Symbol | MIN | TYP | MAX | Units |
|-----------------------------------|-------------------|------|-----|-----|-------|
| SCL HIGH time | T _{SHI} | 1.25 | | | us |
| SCL LOW time | T _{SLO} | 1.25 | | | us |
| SDA to SCL Setup | T _{SDIS} | 30 | | | ns |
| SDA from SCL Hold | T _{SDIH} | 20 | | | ns |
| Propagation delay from SCL to SDA | T _{SDO3} | 10 | | 150 | ns |


Note: The above table assumes $OCM_CLK = R_CLK / 2 = 100 \text{ MHz}$ (default) (ie 10ns / clock)

6. ORDERING INFORMATION

| Order Code | Application | Package | Temperature Range |
|------------|-------------|--------------|----------------------|
| gm2110 | XGA | 208-pin PQFP | 0-70°C |
| gm2120 | SXGA | 208-pin PQFP | 0-70°C |

7. MECHANICAL SPECIFICATIONS

gm2110/20 208-pin PQFP Mechanical Drawing Figure 30.



Detail A

| 0 | Dimension in mm | | | | |
|----------------|-----------------|-------------|-------|--|--|
| Symbol | Min | Nom | Max | | |
| A | 3.92 | _ | 4.07 | | |
| Aı | 0.25 | _ | _ | | |
| A ₂ | 3.15 | 3.23 | 3.30 | | |
| b | 0.18 | _ | 0.28 | | |
| c | 0.13 | _ | 0.23 | | |
| D | 27.90 | 27.90 28.00 | | | |
| E | 27.90 | 28.00 | 28.10 | | |
| e | 0.50 BSC | | | | |
| Hр | 30.95 | 31.20 | 31.45 | | |
| HE | 30.95 | 31.20 | 31.45 | | |
| L | 0.65 | 0.80 | 0.95 | | |
| Lı | 1.60 REF | | | | |
| y | _ | _ | 0.10 | | |
| θ | o° | _ | 7° | | |